A Pipelined Strengt h - Reduced Adaptive Filter : Finite Precision Analysis and Application to 155 . 52 Mb / s ATM - LAN
نویسندگان
چکیده
In this paper, we present the finiteprecision analysis of the pipelined strength-reduced adaptive filter architecture. This architecture provides the dual advantage low power dissipation and high speed operation. Precision requirements for the traditional cross-coupled (CC) and the strengthreduced (SR) architectures are compared. In case of the filter block (F-block) coefficient precision, the SR architecture requires 0.3 bits more that the corresponding block in the CC architecture. Similarly, the weight-update (WUD-block) in the SR architecture is shown to require 0.5 bits fewer than the corresponding block in the CC architecture. This finite-precision architecture is then used as a near-end crosstalk (NEXT) canceller for 155.52 Mb/s ATM-LAN over unshielded twisted pair (UTP) category-3 cable. Simulation results are presented in support of the analysis.
منابع مشابه
Finite-precision analysis of the pipelined strength-reduced adaptive filter
In this correspondence, we compare the finite-precision requirements of the traditional cross-coupled (CC) and a low-power strength-reduced (SR) architectures. It is shown that the filter block (F block) coefficients in the SR architecture require 0.3 bits more than the corresponding block in the CC architecture. Similarly, the weight-update (WUD) block in the SR architecture is shown to requir...
متن کاملLow-power adaptive filter architectures and their application to 51.84 Mb/s ATM-LAN
In this paper, we present low-power and highspeed algorithms and architectures for complex adaptive filters. These architectures have been derived via the application of algebraic and algorithm transformations. The strength reduction transformation is applied at the algorithmic level as opposed to the traditional application at the architectural level. This results in a power reduction by 21% a...
متن کاملVLSI Systems Design for 51 . 84 Mb / s . 4 TM - LAN
presented in this paper are: 1.) system design issues for the implementation of 51.84 Mb/s ATM-LAN transceivers, 2.) an integrated VLSI design methodology underlying this design, and 3.) a pipelined fractionally-spaced linear equalizer (FSLE) architecture. The integrated design methodology incorporates algorithmic concerns such as signal-to-noise ratio ( S N R ) and bit-error rate (BER) along w...
متن کاملLow - Power Adaptive Filter
Presented in this paper are low-power and high-speed algorithms and architectures for complex adaptive lters. These architectures have been derived via the application of algebraic and algorithm transformations. The strength reduction transformation is applied at the algorithmic level as opposed to the traditional application at the architectural level. This results in a power reduction by 21% ...
متن کاملPerformance of the Strength - Reducedadaptive Filter Architecture
| In this paper, a pipelined strength-reduced (PIPSR) adaptive lter architecture is employed as a receive equalizer for 51:84 Mb=s ATM-LAN over unshielded twisted pair category-3 (UTP-3) wiring. This architecture provides the advantage of low-power dis-sipation and high-speed operation. Simulation results are presented to investigate the eeect of level of pipelining on the steady-state signal-t...
متن کامل